



gEEK[®] spEEK

Advanced Test Fixture Design

Travis Ellis


INTRODUCTION

The purpose of today's discussion is to demonstrate techniques necessary for successful SI test fixture design.

- **Some key points:**


- IEEE P370
 - Return Loss margining vs. Insertion Loss an your 2X through
- Transparent test fixtures are key to your program's success
 - Perfect launches
- Tips and tricks to mitigate common design problems
 - Phase matching bends
 - Weave induced skew
 - Periodic loading
- Bert/Serdes testing vs. S-parameter measurements & de-embedding
- Key elements for making fully de-embedded measurements

IEEE P370: Tachyon 100G Test Fixture



Transparent Test Fixtures: Vertical Launches


Stacked Microvia and Staggered Core Vias



Transparent Test Fixtures: Vertical Launches

Vertical Launch

HFSSModel1 ANSYS




Curve Info	Y Axis
dB(St(Coax, Stripline))	Y1
Customer Supplied BOR IL	Y1
Customer Supplied BOR RL	Y2
dB(St(Stripline, Stripline))	Y2

Bead Issues: Same Exact Test Structure

Insertion Loss

Circuit2 ANSYS




Curve Info		Y Axis
Brand X 1.85mm VLF Imported	Y1	Y1
Samtec 1.85mm VLF LinearFrequency	Y1	Y1
Brand X RL Imported	Y2	Y2
Samtec RL Imported	Y2	Y2

TDR Tea Leaves: Tachyon 100G Test Fixture

TDR @20ps RT

Circuit1 ANSYS

Curve Info




VLF: Cavity Resonance

L1:L2 IL w/ 1.85mm Connector


XS0013 1.85mm L2 ANSYS

Curve Info

- I_GND_R='26mil' L1_L2_Sig_Drill='6mil'
- I_GND_R='30mil' L1_L2_Sig_Drill='6mil'
- I_GND_R='35mil' L1_L2_Sig_Drill='6mil'




Tips and Tricks: Phase Matching Bends




0.25mm Radius


Tips and Tricks: Phase Matching Bends




0.25 mm



1.0 mm



Tips and Tricks: Weave Induced Periodic Loading




1035 Weave Pitch ~16.1X15.5 mils


$$Period = \frac{Pitch_{GRAIN}}{\sin(rotation)}$$

$$f_{res} = \frac{c}{2 \times Period \times \sqrt{\epsilon_r}}$$


Bloch Notch Resonance



Add grain direction screen shot. Symbol.



Tips and Tricks: Weave Induced Periodic Loading




1035 Weave Pitch ~16.1X15.5 mils


$$Period = \frac{Pitch_{GRAIN}}{\sin(rotation)}$$

$$f_{res} = \frac{c}{2 \times Period \times \sqrt{\epsilon_r}}$$

Resonant Frequency From Periodic Loading




Differential Pairs on Weave 1/2 Pitch





1035
Warp & Fill Count: 66 x 68 (ends/in)
Thickness: 0.0011" / 0.030 mm

Weave Pitch ~16.1X15.5 mils




1078
Warp & Fill Count: 54 x 54 (ends/in)
Thickness: 0.0017" / 0.040 mm


Weave Pitch ~16.5X17.8 mils





Differential Pairs on Weave on Pitch



1035
Warp & Fill Count: 66 x 68 (ends/in)
Thickness: 0.0011" / 0.030 mm
Weave Pitch ~16.1X15.5 mils



1078
Warp & Fill Count: 54 x 54 (ends/in)
Thickness: 0.0017" / 0.040 mm
Weave Pitch ~16.5X17.8 mils



Test Fixture Bert vs. S-parameter Extraction

- Bert Testing
 - Keep losses to a minimum
 - Reduce reflections
 - DC blocks
 - Emphasis on ERL at Nyquist then only up to $1.5 \times \text{Nyquist}$
 - Maximizing COM (emphasis on minimal cross talk)
- S-parameter extraction is the underlying premise behind IEEE P370
 - 2X throughs are identical to the test paths
 - Device S-parameters are extracted by moving the reference plane closer to them via the 2X through(s)
 - Insertion Loss vs. Return Loss separation should be $>5\text{dB}$, 10dB provides high confidence de-embedding

Key Elements for Success

- Launches should be perfect and repeatable
- Any transmission line structure change should be carefully designed
- High quality materials are a must
- Artwork rotation WRT weave must be managed
- Registration issues do impair launches and must be considered during the design
- Etch tolerance makes achieving a perfect 50 ohms unlikely...
- Solder mask is not your friend

SUMMARY

1. Elements of a transparent test fixture
2. A lot can and will go wrong!
 1. Registration Errors
 2. Etching tolerances
 3. Fabricator processing of copper
 4. Be wary of solder mask
3. Trace Losses are becoming dominant contributors as design frequencies push higher



gEEk[®] spEEk



samtec.com/geekspeek



geekspeek@samtec.com



SIG@samtec.com